INTEGRATED CIRCUITS



Product specification Supersedes data of 1991 Jul 17 IC15 Data Handbook 2000 Jun 30



74F656A

FEATURES

- Significantly improved AC performance over 74F656
- High impedance NPN base input for reduced loading (40µA in High and Low states)
- Ideal in applications where high output drive and light bus loading are required (I_{IL} is 40μA vs. FAST std of 600μA)
- 74F656A combines 74F244 and 74F280A functions in one package
- Non-inverting
- 3-State outputs sink 64mA and source 15mA
- 24-pin plastic Slim DIP (300mil) package
- Inputs on one side and outputs on the other side simplifies PC board layout
- Combined functions reduce part count and enhance system performance
- Industrial temperature range available (-40°C to +85°C)

ORDERING INFORMATION

DESCRIPTION

The 74F656A is an octal buffer and line driver with parity generation/checking designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers. These parts include parity generator/checker to improve PC board density.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F656A	6.5ns	64mA


DESCRIPTION	$\begin{array}{l} \text{COMMERCIAL RANGE} \\ \text{V}_{\text{CC}} = 5\text{V} \pm 10\%, \\ \text{T}_{\text{amb}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C} \end{array}$	INDUSTRIAL RANGE V_{CC} = 5V ±10%, T_{amb} = -40°C to +85°C	PKG DWG #
24-pin Plastic Slim DIP (300mil)	N74F656AN	I74F656AN	SOT222-1
24-pin Plastic SOL	N74F656AD	I74F656AD	SOT137-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0-D7	Data inputs	2.0/0.066	40μΑ/40μΑ
PI	Parity input	1.0/0.033	20μΑ/20μΑ
$\overline{OE}0, \overline{OE}1, \overline{OE}2$	Output Enable Inputs (active Low)	1.0/0.033	20μΑ/20μΑ
ΣΕ, ΣΟ	Parity outputs	750/106.7	15mA/64mA
Q0–Q7	Data outputs	750/106.7	15mA/64mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74F656A

74F656A

LOGIC DIAGRAM



74F656A

FUNCTION TABLE

	INPU	JTS		OUTPUTS
OE0	OE1 OE2 Dn		Qn	
L	L	L	L	L
L	L	L	н	н
н	Х	Х	Х	Z
X	н	х	Х	Z
X	X	н	х	Z

H = High voltage level

= Low voltage level L

Х = Don't care

Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAME	ΓER	RATING	UNIT
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V	
I _{OUT}	Current applied to output in Low output state		128	mA
Ŧ		Commercial range	0 to +70	°C
T _{amb}	Operating free-air temperature range	-40 to +85	°C	
T _{stg}	Storage temperature range	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	2		UNIT		
STWBOL		ζ	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V	
VIL	Low-level input voltage			0.8	V	
I _{IK}	Input clamp current				-18	mA
I _{OH}	High-level output current				-15	mA
I _{OL}	Low-level output current			64	mA	
-	Operating free air temperature range	Commercial range	0		70	°C
lamb	Operating free-air temperature range	Industrial range	-40		85	°C

FUNCTION TABLE for PARITY OUTPUTS

INPUTS	PARITY OUTPUTS			
Number of inputs, High (PI, D0–D7)	ΣΕ	Σ0		
Even - 0, 2, 4, 6, 8	Н	L		
Odd - 1, 3, 5, 7, 9	L	Н		
Any OEn = High	Z	Z		

H = High voltage level

L = Low voltage level Z = High impedance "off" state

74F656A

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

0/4000						1		LIMITS		UNIT
SYMBOL	PA	RAMETER		TES	T CONDITIONS	•	MIN	TYP ²	MAX	1
				$V_{CC} = MIN$, $I_{CH} = -3mA$		±10%V _{CC}	2.4			V
V _{OH}	High-level outpu	ut voltage		$V_{IL} = MAX$	I _{OH} = -3mA	±5%V _{CC}	2.7	3.3		V
				V _{IH} = MIN	I _{OH} = -15mA	±10%V _{CC}	2.0			V
	Low-level output voltage			$V_{CC} = MIN,$		±10%V _{CC}			0.55	V
V _{OL}	Low-level outpu	t voltage		$V_{IL} = MAX$ $I_{OL} = 64m$	I _{OL} = 64mA	±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp volt	age	$V_{CC} = MIN, I_I = I_{IK}$					-0.73	-1.2	V
lı	Input current at	maximum input	t voltage	V _C	$_{\rm C} = 0.0, V_{\rm I} = 7.0 V_{\rm I}$			100	μΑ	
		Commercial	Dn						40	μΑ
I _{IH}	High-level input current	range PI, OE			= MAX, V ₁ = 2.7\			20	μΑ	
		put current Industrial Dn	Dn	VCC			80	μΑ		
		range	PI, OEn				40	μΑ		
			Dn	$V_{CC} = MAX, V_I = 0.5V$					-40	μA
IIL	Low-level input	current	PI, OEn						-20	μA
I _{OZH}	Off-state curren High-level voltag			V _{CC}	= MAX, V _O = 2.7	V			50	μΑ
I _{OZL}	Off-state curren Low-level voltag			V _{CC}	= MAX, V _O = 0.5	5V			-50	μΑ
I _{OS}	Short-circuit out	put current ³			$V_{CC} = MAX$		-100		-225	mA
		I _{CCH}						50	80	mA
сс	Supply current (total)	I _{CCL}			$V_{CC} = MAX$			78	110	mA
	(,	I _{CCZ}						83	90	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$. 3. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

				LIMITS								
SYMBOL	PARAMETER	TEST CONDITIONS	T_{amb} = +25°C, V _{CC} = +5.0V C _L = 50pF, R _L = 500 Ω			$\begin{array}{l} T_{amb} = 0^{\circ} C \ to \ +70^{\circ} C \\ V_{CC} = +5.0V \pm 10\% \\ C_L = 50pF, \\ R_L = 500 \Omega \end{array}$		$\begin{array}{l} T_{amb} = -40^\circ C \ to \ +85^\circ C \\ V_{CC} = +5.0V \pm 10\% \\ C_L = 50pF, \\ R_L = 500\Omega \end{array}$		UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
t _{PLH}	Propagation delay	Waveform 1	2.0	4.0	6.5	2.0	7.0	2.0	8.0	ns		
t _{PHL}	Dn to Qn		2.5	5.5	7.0	2.5	7.5	2.5	9.0	ns		
t _{PLH}	Propagation delay	Waveform 1, 2	5.5	10.0	13.0	5.5	14.0	4.5	16.5	ns		
t _{PHL}	Dn to ΣΕ, ΣΟ		5.5	11.0	14.5	5.5	16.5	5.5	18.0	ns		
t _{PZH}	Output enable time to	Waveform 3	3.5	7.0	10.5	3.5	11.5	3.0	13.0	ns		
t _{PZL}	High or Low level	Waveform 4	4.0	8.0	11.0	4.5	12.0	4.0	13.5	ns		
t _{PHZ}	Output disable time from	Waveform 3	1.5	4.5	8.0	1.5	9.0	1.5	10.0	ns		
t _{PLZ}	High or Low level	Waveform 4	2.0	5.0	8.0	2.0	9.0	1.5	10.0	ns		


AC ELECTRICAL CHARACTERISTICS

74F656A

AC WAVEFORMS




Waveform 1. Propagation Delay, Non-Inverting Outputs




Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level


TEST CIRCUIT AND WAVEFORM



Waveform 2. Propagation Delay, Inverting Outputs








seating plane

L

Octal buffer/driver with parity, non-inverting (3-State)

D



Ŧ Φ w M b₁ M_H 13 24 pin 1 index Е ህ ህ Ъ ህ ህ ነረ ነተ ህ ህ ነሰ 12 0 5 10 mm DIMENSIONS (milli

A.

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	с	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT222-1		MS-001AF				95-03-11	

74F656A

Product specification

ΜE

SOT222-1

				L	sca	ale	1						
metre dimensions are derived from the original inch dimensions)													
A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	М _Н	w	
0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	

OUTLINE

VERSION


SOT137-1

IEC

075E05

Octal buffer/driver with parity, non-inverting (3-State)

SO24: plastic small outline package; 24 leads; body width 7.5 mm



74F656A

SOT137-1

EIAJ

EUROPEAN

PROJECTION

 \odot

ISSUE DATE

95-01-24

97-05-22

REFERENCES

JEDEC

MS-013AD

74F656A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

> Date of release: 06-00 9397-750 07278

Document order number:

aka Hina battar

Let's make things better.



